			Complete if Known		
Substitute for Form 1449 A & B/PTO			Application Number	09/693,976	
NFORMATION D	ISCLOS	SURE	Confirmation Number	8676	
STATEMENT BY	APPLIC	CANT	Filing Date	October 23, 2000	
a c MA W	III DIC	22112	First Named Inventor	Albert E. CASAVANT	
MAY 0 6 2004 E (use as many sheets of	is necessa	rv)	Art Unit	2121	
		. , , ,	Examiner Name	Aaron C. PEREZ DAPLE	
TRADEN 1	of	2	Attorney Docket Number	A7675	

			U.S. 1	PATENT DOCUM	MENTS
Examiner Initials*	Cite No.1	Document Number	Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicated Filed bounds ED
		US	(i) within		MAY 1 1 2004

	•		F	OREIGN PA	TENT DOCUM	ENTS Technology	Center 210
Examiner	Cite	For	Foreign Patent Document		Publication Date	Name of Patentee or	Translation ⁶
Initials*	No.1	Country Code ³	Number ⁴	Kind Code ⁵ (if known)	MM-DD-YYYY	Applicant of Cited Document	Taisation

		NON PATENT LITERATURE DOCUMENTS	·
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city, and/or country where published.	Translation ⁶
		F. Balarin, et al., "An iterative approach to language containment," In Proceedings of the International Conference on	
/pl	•	Computer-Aided Verification, volume 697 of Lecture Notes in Computer Science, pages 29-40, 1993.	
ff.	•	R. K. Brayton et al., "VIS: A system for verification and synthesis", In R. Alur and T. Henzinger, editors, Proceedings of the Internation Conference on Computer-Aided Verification, volume 1102, pages 428-432. Springer-Verlag, June 1996.	
	•	R. E. Bryant, "Graph-based algorithms for Boolean function manipulation", IEEE Transactions on Computers, C-35(8):677691, Aug. 1986.	
Upp.	٠	J. R. Burch, E. M. Clarke, D. E. Long, K. L. McMillan, and D. L. Dill, "Symbolic model checking for sequential circuit verification", IEEE Transactions on Computer-Aided Design, 13(4):401-424, Apr. 1994.	
/sel	,	A. K. Chandra, et al., "Avpgen a test case generator for architecture verification", IEEE Transactions on VLSI Systems, 6(6), June 1995.	
All I	•	E. M. Clarke, et al., "Automatic verification of finite-state concurrent systems using temporal logic specifications", ACM Transactions on Programming Languages and Systems, 8(2):244263, Apr. 1986.	
		E. M. Clarke, et al., "Counterexample-guided abstraction refinement", In Proceedings of the International Conference on Computer-Aided Verification, volume 1855 of Lecture Notes in Computer Science, pages 154169, 2000.	
4/0		F. Fallah, et al., "Functional vector generation for HDL models using linear programming and 3-Satisfiability", In Proceedings of the Design Automation Conference, pages 528533, San Francisco, CA, June 1998.	
Will !	. 4	M. Ganai, et al., "Augmenting simulation with symbolic algorithms", In Proceedings of the Design Automation Conference, June 1999.	
he	i)	D. Geist, et al., "Coverage-directed test generation using symbolic techniques", In Proceedings of the International Conference on Formal Methods in CAD, pages 143158, Nov. 1996.	
Phil	÷	R. C. Ho, et al., "Architecture validation for processors", In Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995.	
Tel		Y. Hoskote, et al., "Coverage estimation for symbolic model checking", In Proceedings of the Design Automation Conference, pages 300305, June 1999.	
	•	Y. Hoskote, et al., "Automatic extraction of the control flow machine and application to evaluating coverage of verification vectors", In Proceedings of the International Conference on Computer Design, pages 532537, Oct. 1995.	
Ad	,	CY. Huang, et al., "Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques", In Proceedings of the Design Automation Conference, pages 118123, 2000.	
Jel 1	•	C. N. Ip, et al. "Using symbolic analysis to optimize explicit reachability analysis", In Proceedings of Workshop on High Level Design Validation and Test, 1999.	
	•	S. Katz, et al., "Have I Written Enough Properties? a method of comparison between specification and implementation", In Proceedings of Correct Hardware Design and Verification Methods (CHARME), volume 1703 of Lecture Notes in Computer Science, pages 280297, Sep. 1999.	
hel	,	A. Kuehlmann, et al., "Probabilistic state space search", In Proceedings of the International Conference on Computer-Aided Design, 1999.	

Examiner Signature

Date Considered

Date Considered

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of

this form with next communication to applicant.

language Translation is attached.

¹Applicant's unique citation designation number (optional). ²See Kind Codes of USPTO Patent Documents at www.uspto.gov, MPEP 901.04 or in the comment box of this document. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST. 3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to indicate here if English

				Complete if Known		
Sybpatree for Form 14	49 A & B/P1O			Application Number	09/693,976	
ÍNFO	RMATION	DISCLOS	SURE	Confirmation Number	8676	
STAT	CEMENT B	V APPLIC	ANT	Filing Date	October 23, 2000	
MAN 0 6 2004 STAT	E ENTENT D		7.1.1.1	First Named Inventor	Albert E. CASAVANT	
ين /څ	se as many shee	•		Art Unit	2123	
TRADEMENTS (US	c as many siec		- //	Examiner Name	Aaron C. PEREZ DAPLE	
Sheet	12	of	2	Attorney Docket Number	A7675	

U.S. PATENT DOCUMENTS							
		Document Nu		B 11 - d - D-4-	·		
Examiner Initials*	Cite No.'	Number	Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document		
		US					

			F	OREIGN PA	TENT DOCUM	ENTS	
Examiner	Cite	For	eign Patent Docu	ment	Publication Date	Name of Patentee or	Translation ⁶
Initials*	No.1	Country Code ³	Number ⁴	Kind Code ⁵ (if known)	MM-DD-YYYY	Applicant of Cited Document	Translation
		-					

Examiner	Cite	NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine,	Translation ⁴
Initials*	No.1	Journal, serial, symposium, catalog, etc.), date, page(s), volume issue number(s), publisher, city, and/or country where published. W. Lee, et al., "Tearing based abstraction for CTL model checking", In Proceedings of the International Conference on Computer-Aided Design, pages 7681, San Jose, CA, Nov. 1996.	
4	"	J. Lind-Nielsen, et al., "Stepwise CTL model checking of state/event systems", In Proceedings of the International Conference on Computer-Aided Verification, volume 1633 of Lecture Notes in Computer Science, pages 316327. Springer-Verlag, 1999.	
70		D. E. Long, Model Checking, Abstraction and Modular Verification, PhD thesis, School of Computer Science, Carnegie Mellon University, Pittsburgh, PA, July 1993.	
	-	A. Pardo, et al., "Automatic abstraction techniques for propositional μ-calculus model checking", In Proceedings of the International Conference on Computer Aided Verification, volume 1254 of Lecture Notes in Computer Science, pages 1223, June 1997.	·
	•	R. Sumners, et al., "Improving witness search using orders on states", In Proceedings of the International Conference on Computer Design, pages 452457, 1999.	
V hogy	4	Synopsys, Inc. VERA System Verifier, http://www.synopsys.com/products/vera/vera.html	
100		TransEDA, Inc. Verification Navigator, http://www.transeda.com.	
Shell 2		Verisity Design, Inc. Specman Elite, http://www.verisity.com/html/specmanelite.html	
	1	K. Wakabayashi, "C-based Synthesis Experiences with a Behavior Synthesizer "Cyber" ", In Proceedings of the Design Automation and Test in Europe (DATE) Conference, pages 390—393, 1999.	
48	•	C. Han Yang, et al., David L. Dill, "Validation with guided search of the state space", In Proceedings of the Design Automation Conference, June 1998.	
fed .	-	J. Yuan, et al., "On combining formal and informal verification", In Proceedings of the International Conference on Computer-Aided Verification, volume 1254 of Lecture Notes in Computer Science, pages 376387, June 1997.	

Examiner Signature Date Considered RECEIVED

MAY 1 1 2004

Technology Center 2100

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²See Kind Codes of USPTO Patent Documents at www.uspto.gov, MPEP 901.04 or in the comment box of this document. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST. 3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible ⁶ Applicant is to indicate here if English language Translation is attached.